

In the Claims:

Claims 1 to 20 (canceled).

1 **21.** (previously presented) A method of testing an integrated
2 circuit comprising the steps:

3 a) providing at least one output signal generated by a
4 circuit unit of said integrated circuit to at least
5 one signal output pin of said integrated circuit
6 during a normal operating mode;

7 b) externally applying an externally applied potential to
8 at least one selected output pin among said at least
9 one signal output pin;

10 c) evaluating a potential value of said externally
11 applied potential;

12 d) dependent on and responsive to a result of said
13 evaluating, switching from said normal operating mode
14 into a test mode; and

15 e) during said test mode, generating in said circuit unit
16 at least one test signal that is to be tested, and
17 proving said at least one test signal to at least one
18 chosen output pin among said at least one signal
19 output pin.

1 **22.** (previously presented) The method according to claim 21,
2 wherein said step b) comprises connecting a passive circuit
3 component to said at least one selected output pin and

4 generating said externally applied potential through said
5 passive circuit component.

1 **23.** (previously presented) The method according to claim 22,
2 wherein said step b) further comprises connecting said
3 passive circuit component between said at least one
4 selected output pin and a reference potential.

1 **24.** (previously presented) The method according to claim 22,
2 wherein said passive circuit component comprises a
3 resistor.

1 **25.** (previously presented) The method according to claim 21,
2 wherein said at least one selected output pin in said step
3 b) and said at least one chosen output pin in said step e)
4 both comprise the same output pin among said at least one
5 signal output pin.

1 **26.** (previously presented) The method according to claim 21,
2 wherein said at least one signal output pin comprises
3 plural signal output pins including a first output pin and
4 a second output pin that is distinct and separate from said
5 first output pin, said at least one selected output pin in
6 said step b) is said first output pin, and said at least
7 one chosen output pin in said step e) is said second output
8 pin.

1 **27.** (previously presented) The method according to claim 21,
2 further comprising varying said externally applied
3 potential so that said potential value of said externally
4 applied potential is initially a first potential value and
5 is then a second potential value different from said first
6 potential value,

7 wherein said at least one test signal generated in
8 said step e) comprises plural test signals including a
9 first test signal and a second test signal different from
10 said first test signal; and

11 further comprising providing said first test signal to
12 said chosen output pin dependent on and responsive to said
13 evaluating in said step c) determining that said externally
14 applied potential has said first potential value, and
15 providing said second test signal to said chosen output pin
16 dependent on and responsive to said evaluating in said step
17 c) determining that said externally applied potential has
18 said second potential value.

1 **28.** (previously presented) The method according to claim 27,
2 wherein said circuit unit comprises plural circuit blocks
3 including a first circuit block and a second circuit block,
4 and further comprising activating said first circuit block
5 and deactivating said second circuit block dependent on and
6 responsive to said evaluating in said step c) determining
7 that said externally applied potential has said first
8 potential value, and activating said second circuit block
9 and deactivating said first circuit block dependent on and

responsive to said evaluating in said step c) determining
that said externally applied potential has said second
potential value.

29. (previously presented) The method according to claim 21,
wherein said circuit unit comprises plural circuit blocks,
and further comprising respectively activating and
deactivating different ones of said circuit blocks
dependent on and responsive to a result of said evaluating.

30. (previously presented) The method according to claim 21,
wherein said steps d) and e) are carried out at a time
separate from said steps b) and c), and not overlapping
with said steps b) and c).

31. (previously presented) The method according to claim 21,
wherein said evaluating in said step c) comprises comparing
said potential value to at least one reference value.

32. (previously presented) The method according to claim 21,
wherein said evaluating in said step c) comprises comparing
said potential value to at least one reference value range
defined by an upper reference value and a lower reference
value, so as to determine whether said potential value
falls in said reference value range.

33. (previously presented) The method according to claim 21,
wherein said evaluating in said step c) comprises

3 performing a logical operation on said potential value and
4 a signal value of said at least one output signal generated
5 by said circuit unit.

1 34. (previously presented) The method according to claim 33,
2 wherein said step d) switches into said test mode only when
3 said signal value is zero and said potential value lies in
4 a prescribed potential value range.

1 35. (previously presented) The method according to claim 21,
2 wherein said evaluating in said step c) comprises
3 determining whether said potential value lies within a
4 voltage interval of a voltage window discriminator, and
5 said step d) switches into said test mode only when said
6 potential value does lie within said voltage interval of
7 said voltage window discriminator.

1 36. (previously presented) The method according to claim 35,
2 wherein a signal value of said at least one test signal
3 also lies within said voltage interval of said voltage
4 window discriminator.

[RESPONSE CONTINUES ON NEXT PAGE]

In the Drawings:

Please replace the original drawings (two sheets including Figs. 1 and 2) with the enclosed new Replacement Sheets of formal drawings (three sheets including Figs. 1, 2 and 3 thereon). The new Replacement Sheets incorporate the proposed drawing revisions that were submitted on June 17, 2003 and that have been approved by the Examiner.

[RESPONSE CONTINUES ON NEXT PAGE]